

# **ELE-2300 Sulautettujen prosessorisovellusten perusteet**

**Tentti 12.5.2008**


- 1.** Vasta seuraaviin kysymyksiin lyhyesti, mutta kysymyksen kattavasti.
  - a) Mikä on sulautetun laitteen määritelmä (1 p)?
  - b) Mikä on IDE ja mihin voit sitä käyttää (kurssin aihepiiriin liittyen) (1 p)?
  - c) Mikä on rekisteri (kurssin aihepiiriin liittyen) (1 p)?
  - d) Miten superkondensaattoreita tyypillisesti voitaisiin käyttää mikro-ohjaimen tehonsyötössä (1 p)?
  - e) Mainitse 4 erilaista mikro-ohjainten jaottelutapaa (1 p)?
  - f) Mainitse 2 syytä, miksi kannattaisi käyttää assemblyä koodin kirjoittamisessa C-koodin sijaan. Mitä etuja voisi puolestaan olla C-kielen käytöllä (1 p)?
- 2.** Mikro-ohjaimen ohjelointi.
  - a) Kurssin assistentti on tuonut sinulle harjoitustestilevyn valmiiksi kalustettuna sekä muistitikulla assembly-koodipätkän ladattavaksi mikro-ohjaimeen. Selvitä miten ohjelointiprosessi etenee, mitä välineitä/laitteita/liityntöjä tarvitset ja mitä sinun tulee ottaa huomioon ohjelmoinnissa. (4 p)
  - b) Nyt kurssin luennoitsija päättikiin, että harjoituksen vuoksi käytämmekin ATmega8-ohjainta vastaavaa PIC-mikro-ohjainta. Kerro mitä sinun tulee ottaa huomioon/selvittää, jos teksit kurssin harjoitustyön käytäen Microchipin mikro-ohjainta Atmelin mikro-ohjaimen sijaan. Ota huomioon sekä HW että SW. (2 p).
- 3.** Esittele AVR-mikro-ohjaimen lohkot ja niiden tärkeimmät toiminnot. (6 p)
- 4.** Kytke Atmelin mikro-ohjaimeen ATTiny2313 (datalehtikooste alkaen s. 2) nappi ja 4 lediä. Piirrä kytkenän kuva, merkitse myös mitä muuta mikro-ohjaimeen tulee kytkeä toiminnan varmistamiseksi.

Laitteesi toimii seuraavasti: Aluksi kaikki ledit palavat ja kun painat nappia yhden kerran sammuu yksi led. Kun painat nappia toisen kerran sammuu seuraava led jne. Kun kaikki ledit ovat sammuneet, seuraavalla painalluksella kaikki ledit syttyvät taas. Mitä osioita koodissasi on, eli hahmottele koodin rakenne näkyviin? Kirjoita tarvittavat alustukset käyttäen assemblyä ja myös esimerkki napin lukemisesta ja ledin ohjaamisesta assemblyllä. Muista perustella ratkaisusi hyvin ja kommentoida koodisi.



## Pin Configurations

Figure 1. Pinout ATtiny2313



## Overview

The ATtiny2313 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny2313 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

## ATtiny2313/V

## ATtiny2313/V

### Clock Sources

The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.

**Table 2. Device Clocking Select<sup>(1)</sup>**

Device Clocking Option	CKSEL3..0
External Clock	0000
Calibrated Internal RC Oscillator 4MHz	0010
Calibrated Internal RC Oscillator 8MHz	0100
Watchdog Oscillator 128kHz	0110
External Crystal/Ceramic Resonator	1000 - 1111
Reserved	0001/0011/0101/0111

Note: 1. For all fuses "1" means unprogrammed while "0" means programmed.

The various choices for each clocking option is given in the following sections. When the CPU wakes up from Power-down, the selected clock source is used to time the start-up, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts from reset, there is an additional delay allowing the power to reach a stable level before commencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 3. The frequency of the Watchdog Oscillator is voltage dependent as shown in "ATtiny2313 Typical Characteristics" on page 185.

**Table 3. Number of Watchdog Oscillator Cycles**

Typ Time-out ( $V_{cc} = 5.0V$ )	Typ Time-out ( $V_{cc} = 3.0V$ )	Number of Cycles
4.1 ms	4.3 ms	512
65 ms	69 ms	8K (8,192)

### Default Clock Source

The device is shipped with CKSEL = "0100", SUT = "10", and CKDIV8 programmed. The default clock source setting is the Internal RC Oscillator with longest start-up time and an initial system clock prescaling of 8, resulting in 1.0 MHz system clock. This default setting ensures that all users can make their desired clock source setting using an In-System or Parallel programmer.

### Crystal Oscillator


XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 12 on page 26. Either a quartz crystal or a ceramic resonator may be used.

C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 4 on page 26. For ceramic resonators, the capacitor values given by the manufacturer should be used.





Figure 12. Crystal Oscillator Connections



The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 4.

Table 4. Crystal Oscillator Operating Modes

CKSEL3..1	Frequency Range <sup>(1)</sup> (MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
100 <sup>(2)</sup>	0.4 - 0.9	—
101	0.9 - 3.0	12 - 22
110	3.0 - 8.0	12 - 22
111	8.0 -	12 - 22

Notes: 1. The frequency ranges are preliminary values. Actual values are TBD.  
2. This option should not be used with crystals, only with ceramic resonators.

The CKSEL0 Fuse together with the SUT1..0 Fuses select the start-up times as shown in Table 5.


## ATtiny2313/V

### I/O-Ports

#### Introduction

All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. This means that the direction of one port pin can be changed without unintentionally changing the direction of any other pin with the SBI and CBI instructions. The same applies when changing drive value (if configured as output) or enabling/disabling of pull-up resistors (if configured as input). Each output buffer has symmetrical drive characteristics with both high sink and source capability. The pin driver is strong enough to drive LED displays directly. All port pins have individually selectable pull-up resistors with a supply-voltage invariant resistance. All I/O pins have protection diodes to both  $V_{CC}$  and Ground as indicated in Figure 21. Refer to "Electrical Characteristics" on page 181 for a complete list of parameters.

Figure 21. I/O Pin Equivalent Schematic



All registers and bit references in this section are written in general form. A lower case "x" represents the numbering letter for the port, and a lower case "n" represents the bit number. However, when using the register or bit defines in a program, the precise form must be used. For example, PORTB3 for bit no. 3 in Port B, here documented generally as PORTxn. The physical I/O Registers and bit locations are listed in "Register Description for I/O-Ports" on page 61.

Three I/O memory address locations are allocated for each port, one each for the Data Register – PORTx, Data Direction Register – DDRx, and the Port Input Pins – PINx. The Port Input Pins I/O location is read only, while the Data Register and the Data Direction Register are read/write. However, writing a logic one to a bit in the PINx Register, will result in a toggle in the corresponding bit in the Data Register. In addition, the Pull-up Disable – PUD bit in MCUCR disables the pull-up function for all pins in all ports when set.

Using the I/O port as General Digital I/O is described in "Ports as General Digital I/O" on page 50. Most port pins are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with the port pin is described in "Alternate Port Functions" on page 54. Refer to the individual module sections for a full description of the alternate functions.




Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as general digital I/O.

## Ports as General Digital I/O

The ports are bi-directional I/O ports with optional internal pull-ups. Figure 22 shows a functional description of one I/O-port pin, here generically called Px<sub>n</sub>.

**Figure 22. General Digital I/O<sup>(1)</sup>**



**Note:** 1. WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port.  
 clk<sub>IO</sub>, SLEEP, and PUD are common to all ports.

## Configuring the Pin

Each port pin consists of three register bits: DDxn, PORTxn, and PINxn. As shown in "Register Description for I/O-Ports" on page 61, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address.

The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic one, Px<sub>n</sub> is configured as an output pin. If DDxn is written logic zero, Px<sub>n</sub> is configured as an input pin.

If PORTxn is written logic one when the pin is configured as an input pin, the pull-up resistor is activated. To switch the pull-up resistor off, PORTxn has to be written logic zero or the pin has to be configured as an output pin. The port pins are tri-stated when reset condition becomes active, even if no clocks are running.

If PORTxn is written logic one when the pin is configured as an output pin, the port pin is driven high (one). If PORTxn is written logic zero when the pin is configured as an output pin, the port pin is driven low (zero).

## ATtiny2313/V

### Register Description for I/O-Ports

#### Port A Data Register – PORTA

Bit	7	6	5	4	3	2	1	0	
	-	-	-	-	-	PORTA2	PORTA1	PORTA0	PORTA
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### Port A Data Direction Register – DDRA

Bit	7	6	5	4	3	2	1	0	
	-	-	-	-	-	DDA2	DDA1	DDA0	DDRA
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### Port A Input Pins Address – PINA

Bit	7	6	5	4	3	2	1	0	
	-	-	-	-	-	PINA2	PINA1	PINA0	PINA
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	

#### Port B Data Register – PORTB

Bit	7	6	5	4	3	2	1	0	
	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	PORTB
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

#### Port B Data Direction Register – DDRB

Bit	7	6	5	4	3	2	1	0	
	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

#### Port B Input Pins Address – PINB

Bit	7	6	5	4	3	2	1	0	
	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	PINB
Read/Write	R/W								
Initial Value	N/A								

#### Port D Data Register – PORTD

Bit	7	6	5	4	3	2	1	0	
	-	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	PORTD
Read/Write	R	R/W							
Initial Value	0	0	0	0	0	0	0	0	

#### Port D Data Direction Register – DDRD

Bit	7	6	5	4	3	2	1	0	
	-	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	DDRD
Read/Write	R	R/W							
Initial Value	0	0	0	0	0	0	0	0	

#### Port D Input Pins Address – PIND

Bit	7	6	5	4	3	2	1	0	
	-	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	PIND
Read/Write	R	R/W							
Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	



## ATtiny2313/V

### Serial Programming Pin Mapping

Table 75. Pin Mapping Serial Programming

Symbol	Pins	I/O	Description
MOSI	PB5	I	Serial Data In
MISO	PB6	O	Serial Data out
SCK	PB7	I	Serial Clock

### Parallel Programming

#### Enter Programming Mode

The following algorithm puts the device in Parallel programming mode:

1. Set Prog\_enable pins listed in Table 72 on page 166 to "0000", RESET pin and V<sub>cc</sub> to 0V.
2. Apply 4.5 - 5.5V between V<sub>cc</sub> and GND.
3. Ensure that V<sub>cc</sub> reaches at least 1.8V within the next 20 µs.
4. Wait 20 - 60 µs, and apply 11.5 - 12.5V to RESET.
5. Keep the Prog\_enable pins unchanged for at least 10µs after the High-voltage has been applied to ensure the Prog\_enable Signature has been latched.
6. Wait at least 300 µs before giving any parallel programming commands.
7. Exit Programming mode by power the device down or by bringing RESET pin to 0V.

If the rise time of the V<sub>cc</sub> is unable to fulfill the requirements listed above, the following alternative algorithm can be used.

1. Set Prog\_enable pins listed in Table 72 on page 166 to "0000", RESET pin to 0V and V<sub>cc</sub> to 0V.
2. Apply 4.5 - 5.5V between V<sub>cc</sub> and GND.
3. Monitor V<sub>cc</sub>, and as soon as V<sub>cc</sub> reaches 0.9 - 1.1V, apply 11.5 - 12.5V to RESET.
4. Keep the Prog\_enable pins unchanged for at least 10µs after the High-voltage has been applied to ensure the Prog\_enable Signature has been latched.
5. Wait until V<sub>cc</sub> actually reaches 4.5 - 5.5V before giving any parallel programming commands.
6. Exit Programming mode by power the device down or by bringing RESET pin to 0V.

#### Considerations for Efficient Programming

The loaded command and address are retained in the device during programming. For efficient programming, the following should be considered.

- The command needs only be loaded once when writing or reading multiple memory locations.
- Skip writing the data value 0xFF, that is the contents of the entire EEPROM (unless the EESAVE Fuse is programmed) and Flash after a Chip Erase.
- Address high byte needs only be loaded before programming or reading a new 256 word window in Flash or 256 byte EEPROM. This consideration also applies to Signature bytes reading.

#### Chip Erase

The Chip Erase will erase the Flash and EEPROM<sup>(1)</sup> memories plus Lock bits. The Lock bits are not reset until the program memory has been completely erased. The Fuse bits



**Table 76.** Parallel Programming Characteristics,  $V_{CC} = 5V \pm 10\%$  (Continued)


Symbol	Parameter	Min	Typ	Max	Units
$t_{BVDV}$	BS1 Valid to DATA valid	0		250	ns
$t_{OLDV}$	$\overline{OE}$ Low to DATA Valid			250	ns
$t_{OHDZ}$	$\overline{OE}$ High to DATA Tri-stated			250	ns

Notes: 1.  $t_{WLRH}$  is valid for the Write Flash, Write EEPROM, Write Fuse bits and Write Lock bits commands.  
2.  $t_{WLRH\_CE}$  is valid for the Chip Erase command.

## Serial Downloading

Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RESET is set low, the Programming Enable instruction needs to be executed first before program/erase operations can be executed. NOTE, in Table 75 on page 167, the pin mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal SPI interface.

**Figure 78.** Serial Programming and Verify<sup>(1)</sup>



Notes: 1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the XTAL1 pin.  
2.  $V_{CC} - 0.3V < AVCC < V_{CC} + 0.3V$ , however, AVCC should always be within 1.8 - 5.5V

When programming the EEPROM, an auto-erase cycle is built into the self-timed programming operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase instruction. The Chip Erase operation turns the content of every memory location in both the Program and EEPROM arrays into 0xFF.

Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods for the serial clock (SCK) input are defined as follows:

Low:> 2 CPU clock cycles for  $f_{ck} < 12$  MHz, 3 CPU clock cycles for  $f_{ck} \geq 12$  MHz

High:> 2 CPU clock cycles for  $f_{ck} < 12$  MHz, 3 CPU clock cycles for  $f_{ck} \geq 12$  MHz

# ATtiny2313/V

## Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
<b>ARITHMETIC AND LOGIC INSTRUCTIONS</b>					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdi,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdi,K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SET	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
<b>BRANCH INSTRUCTIONS</b>					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow \text{STACK}$	None	4
RETI		Interrupt Return	$PC \leftarrow \text{STACK}$	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if ( $Rd = Rr$ ) $PC \leftarrow PC + 2$ or 3	None	1/2/3
CP	Rd,Rr	Compare	$Rd = Rr$	Z,N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	$Rd = Rr - C$	Z,N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	$Rd = K$	Z,N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if ( $(Rr(b)=0)$ ) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if ( $(Rr(b)=1)$ ) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if ( $(P(b)=0)$ ) $PC \leftarrow PC + 2$ or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if ( $(P(b)=1)$ ) $PC \leftarrow PC + 2$ or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if ( $(SREG(s)=1)$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if ( $(SREG(s)=0)$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if ( $Z = 1$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if ( $Z = 0$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if ( $C = 1$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	if ( $C = 0$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	if ( $C = 0$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	if ( $C = 1$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	if ( $N = 1$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	if ( $N = 0$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if ( $(N \oplus V=0)$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if ( $(N \oplus V=1)$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if ( $H = 1$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if ( $H = 0$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	if ( $T = 1$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if ( $T = 0$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if ( $V = 1$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if ( $V = 0$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	if ( $I = 1$ ) then $PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( $I = 0$ ) then $PC \leftarrow PC + k + 1$	None	1/2
<b>BIT AND BIT-TEST INSTRUCTIONS</b>					
SBI	P,b	Set Bit in I/O Register	$I/O(P,b) \leftarrow 1$	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=0..6$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	SREG(s) $\leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) $\leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Twos Complement Overflow.	$V \leftarrow 1$	V	1
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T In SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1
<b>DATA TRANSFER INSTRUCTIONS</b>					
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	3
SPM		Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	STACK $\leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
<b>MCU CONTROL INSTRUCTIONS</b>					
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A